Regular Tree Algorithm Redux: The Atomic Case: DREU Final Report

³ Soma Chaudhuri

⁴ Iowa State University, USA

₅ chaudur@iastate.edu

6 Reginald Frank

7 Texas A&M University, USA

∗ reginaldfrank77@tamu.edu

⁹ Jennifer L. Welch¹

¹⁰ Texas A&M University, USA

11 welch@cse.tamu.edu

¹² — Abstract

We consider the problem of simulating a k-valued atomic register in a wait-free manner using 13 binary atomic registers as building blocks, for any k > 2. In this note we prove that the tree 14 algorithm of Chaudhuri and Welch [1], which was originally proposed to simulate a k-valued 15 regular register out of binary regular registers, simulates an atomic register when the binary 16 registers are *atomic*. Our tree algorithm uses k-1 binary registers and each operation on the 17 simulated register performs $\lceil \log_2 k \rceil$ operations on the binary registers. When the number of 18 readers of the simulated register is $\omega\left(\frac{k}{\log k}\right)$, this is the most space-efficient algorithm known for 19 the problem. Furthermore we prove that the said algorithm's worst case logical WRITE use the 20

21 fewest amount of physical writes possible.

²² 2012 ACM Subject Classification Theory of computation \rightarrow Distributed algorithms

²³ Keywords and phrases Interprocess communication, Shared registers

²⁴ **1** Introduction

A register is a fundamental shared object which can either be read from or written to. Our 25 work focuses on registers with a single writer, but an arbitrary number of readers. Different 26 registers may have different properties such as *regularity* or *atomicity*. *Regularity* ensures 27 that if a read of the register is concurrent with a write, then the read will return either the 28 previous (if no preceding writes, initial) value of the register or the value of the concurrent 29 write; otherwise the read will return the most recent value held/written to the register. 30 Atomicity is stronger than regularity as it provides a definite order to the operations in an 31 execution, meaning the operations are *linearizable* [4]. Furthermore it is accepted [3] that 32 the only distinction between regular and atomic executions is that regular executions allow 33 for new-old inversions. These inversions occur when one or more read returns an old value, 34 the value which was written just before the current write after the current write has been 35 read. Reads of a regular register are permitted to return old values allowing for new-old36 inversions, however atomicity forbids this. 37

Several algorithms have been created to make use of a number of binary registers for the purpose of constructing k-valued registers, a register which can hold k unique values where $k \in \mathbb{Z}^+$. In particular, the tree algorithm created by Chaudhuri and Welch in [1] uses k-1

¹ Supported in part by NSF grant 1526725.

23:2 Regular Tree Algorithm Redux: The Atomic Case

⁴¹ binary regular registers to construct a k-valued regular register. The motive of this document

⁴² is to show that this algorithm can directly be extended to use atomic binary registers to

43 create an atomic k-valued register. This will be done by showing that "new-old inversions"

⁴⁴ are not possible in the resulting construction.

2 Tree Algorithm

The original tree algorithm presented in [1] goes as follows. For a value set V of size k, 46 associate a binary register with each internal node of a binary tree with k leaves and label 47 the leaves with the elements of V. A READ operation reads the registers corresponding to a 48 path from the root down to a leaf. At each level, if the current register holds 0 (resp., 1), 49 then the next register read is the left (resp., right) child. If the last register in the path 50 holds 0 (resp., 1), then return the value labeling the left (resp., right) child of the tree node 51 corresponding to the register. A WRITE(v) operation writes the registers corresponding to 52 the path from the leaf labeled v up to the root. At each level, if the previous tree node is 53 the left (resp., right) child of the current tree node, then 0 (resp., 1) is written to the register 54 corresponding to the current tree node. The tree algorithm uses k-1 binary registers. If 55 the binary tree is complete, then the number of steps in each operation is at most $\lceil \log_2 k \rceil$. 56

It is shown in [1] that if the binary registers are regular, then the k-valued register simulated by the tree algorithm is also regular. We will show that if the binary registers are atomic, then the tree algorithm simulates an atomic register.

To simplify the correctness proof, we provide a new way of describing the tree algorithm, called RTA(V) for Recursive Tree Algorithm, where V is the finite set of ordered values to be stored in the register. For now, assume that |V| = k is a power of 2. (Later we will discuss how to relax this assumption.)

For the base case, when |V| = 2, RTA(V) uses a single binary² atomic register x, the READ algorithm consists solely of reading x and returning the value obtained, and the WRITE(v) algorithm consists solely of writing v to x.

⁶⁷ Now suppose |V| > 2. RTA(V) can be viewed as a binary tree with two levels. The root ⁶⁸ of the tree is a binary atomic register, *root*, with two children. The left child, denoted as **A**, ⁶⁹ and the right child, denoted as **B**, are both $\frac{k}{2}$ -valued atomic registers, where **A**'s value set ⁷⁰ consists of the $\frac{k}{2}$ smallest values in V and **B**'s value set consists of the $\frac{k}{2}$ largest values in V.

The READ algorithm first reads the root; if 0 (resp., 1) is returned, then it reads **A** (resp., **B**) and returns the value obtained. Pseudocode is in Algorithm 1. To WRITE v when v is less than the median of V, the algorithm first writes v to **A** and then writes 0 to the root; when v is greater than the median of V, it first writes v to **B** and then writes 1 to the root. Pseudocode is in Algorithm 2.

 $^{^{2}}$ The size of the value set is 2, but the values are not necessarily 0 and 1.

Algorithm 1 <i>RTA</i> READ, $ V > 2$	Algorithm 2 <i>RTA</i> WRITE, $ V > 2$
1: procedure READ()	1: procedure $WRITE(v)$
2: $rootVal \leftarrow read(root)$	2: if $v < median(V)$ then
3: if $rootVal = 0$ then	3: write (v) to A
4: RETURN read (\mathbf{A})	4: write (0) to <i>root</i>
5: else	5: else
6: RETURN read(B)	6: write (v) to B
	7: write (1) to <i>root</i>
	8: Ack

77

76

To simulate the k-valued register from binary registers, use RTA recursively in this construction. That is, let $\mathbf{A} = RTA(V_1)$, where V_1 consists of the $\frac{k}{2}$ smallest elements of Vand let $\mathbf{B} = RTA(V_2)$, where V_2 consists of the $\frac{k}{2}$ largest elements of V.

When the recursion is unrolled, the resulting algorithm is equivalent to the tree algorithm in [1]. Informally the reason is that all key features of the tree algorithm, such as WRITES progressing from leaf to root, and READS progressing from root to leaf, are preserved.

⁸⁴ **3** Analysis

In this section, we show that RTA(V) simulates an atomic register.

For an execution of an atomic register x, we say that read r of x reads from a write w of x if w is the latest write that precedes r in the linearization of the operations on x.

Theorem 1. RTA(V) implements an atomic register when |V| = k is a power of 2.

⁸⁹ **Proof.** We use induction on the size of V to show that RTA(V) is atomic.

Base Case: |V| = 2. RTA(V) is simply a binary atomic register and the result follows.

Inductive Step: $|V| = 2^m$, where m > 1. By the inductive hypothesis, the building block registers **A** and **B** are atomic since each of them is an instantiation of *RTA* for a value set of size 2^{m-1} .

⁹⁴ By a result of Lamport [4], to show that an execution is atomic, it is sufficient to ⁹⁵ demonstrate the existence of a function ρ from the set of READs in the execution to the set ⁹⁶ of WRITES in the execution such that:

⁹⁷ 1. For every READ R, $\rho(R)$ either overlaps R or is the latest WRITE that finishes before R⁹⁸ begins.

⁹⁹ **2.** For all READS R_1 and R_2 such that R_1 finishes before R_2 begins, $\rho(R_1)$ either equals or precedes $\rho(R_2)$.

The first condition ensures regularity and the second condition rules out "new-old" inversions. For the tree algorithm, we define the function ρ as follows. For READ R, let $\rho(R)$ be the WRITE W such that R's leaf read (of \mathbf{A} or \mathbf{B}) reads from W's leaf write. Note that the value written to the leaf is the same as the value read from that leaf, and thus the value returned by R is the same as the value written by W.

It is straightforward to see that ρ satisfies condition (1). Suppose for contradiction that ρ does not satisfy condition (2). Then there are two READS, $R_1(v_1)$ and $R_2(v_2)$, such that R_1 finishes before R_2 begins but $\rho(R_2) = W_2(v_2)$ finishes before $\rho(R_1) = W_1(v_1)$ begins.

Case 1: R_1 and R_2 read the same value from *root*, without loss of generality, say 0. This means they both read leaf **A**, resulting in the following precedence relations (denoted \rightarrow); see Figure 1.




Figure 1 Precedence relations for Case 1

- read(0) from root in $R_1 \to \text{read}(v_1)$ from \mathbf{A} in $R_1 \to \text{read}(0)$ from root in $R_2 \to \text{read}(v_2)$ from \mathbf{A} in R_2
- write(v_2) to **A** in $W_2 \rightarrow$ write(0) to root in $W_2 \rightarrow$ write(v_1) to **A** in $W_1 \rightarrow$ write(0) to root in W_1
- 116 write (v_1) to \mathbf{A} in $W_1 \to \operatorname{read}(v_1)$ from \mathbf{A} in R_1
- 117 write (v_2) to **A** in $W_2 \rightarrow \operatorname{read}(v_2)$ from **A** in R_2
- Since W_2 's write to **A** is followed by W_1 's write to **A**, which is followed by R_1 's read of **A**,
- which is followed by R_2 's read of \mathbf{A} , it is not possible for $\rho(R_2)$ to be W_2 , a contradiction. **Case 2:** R_1 and R_2 read different values from *root*; without loss of generality suppose R_1 reads 0 and thus reads leaf \mathbf{A} , while R_2 reads 1 and thus reads leaf \mathbf{B} .
- We now have the following precedence relations:
- read(0) from root in $R_1 \to \text{read}(v_1)$ from \mathbf{A} in $R_1 \to \text{read}(1)$ from root in $R_2 \to \text{read}(v_2)$ from \mathbf{B} in R_2
- write (v_2) to **B** in $W_2 \to \text{write}(1)$ to root in $W_2 \to \text{write}(v_1)$ to **A** in $W_1 \to \text{write}(0)$ to root in W_1
- 127 write (v_1) to **A** in $W_1 \to \operatorname{read}(v_1)$ from **A** in R_1
- write (v_2) to **B** in $W_2 \rightarrow \text{read}(v_2)$ from **B** in R_2

One important observation is that if a WRITE writes 0 (resp., 1) to *root* then it has previously written to leaf \mathbf{A} (resp., \mathbf{B}).

Case 2.1: R_1 's read of *root* reads from W_1 's write to *root* or a later one. See Figure 2. Then R_2 's read of *root* reads from a write to *root* in W_1 or a later WRITE. By the observation, R_2 's read of **B** reads from the write to **B** in W_1 or a later WRITE, so $\rho(R_2)$ cannot be W_2 , a contradiction.





Figure 2 Precedence relations for Case 2.1

Case 2.2: R_1 's read of root reads from the write to root in a WRITE earlier than W_1 . It cannot be from W_2 , since W_2 writes a different value to root than what R_1 reads. It cannot be from a WRITE that precedes W_2 , since earlier writes to root are followed by W_2 's. So it must be from some WRITE W_3 that is in between W_2 and W_1 . See Figure 3. But then W_2 's write to root precedes W_3 's write to root, which precedes R_1 's read of root, which precedes R_2 's read of root. Thus R_2 's read of root reads from a write to root in some WRITE W_4 that

S. Chaudhuri, R. Frank, and J. L. Welch



follows W_3 . By the observation, W_4 writes **B** before it writes *root*, and thus $\pi(R_2)$ cannot be W_2 , a contradiction.

Figure 3 Precedence relations for Case 2.2

143 Thus ρ satisfies condition 2 and hence RTA(V) is atomic.

As noted in [1] for the original tree algorithm, RTA(V) uses k-1 binary registers, where |V| = k, and the number of steps per operation is $\log_2 k$.

146 **4** Extensions

Because RTA is equivalent to the Tree Algorithm with atomic binary registers the same 147 method can be used to allow for a value of k which is not a power of 2. The general 148 intuition for this is that each implementation where k is not a power of two, RTA provides 149 a tree which is equivalent to a tree where k is the following power of 2 with a number 150 of nodes removed. The restricted nodes has an equivalent purpose as restricting WRITES 151 to only use values between 0 and k; it follows that the all the possible executions of this 152 restricted implementation are a subset of the set of possible executions when WRITES are 153 not restricted. Because the unrestricted set of executions are all linearizable, it follows then 154 that the restricted set is also linearizable showing that the original restriction on k is not 155 necessary to implement an atomic RTA algorithm. 156

This shows that RTA can correctly implement an atomic register for any sized k, allowing A and B to be created using RTA meaning all implementations of RTA can be constructed solely using binary atomic registers.

160 **5** Lower Bound

In this section we give several facts about algorithms where all logical READs use $\leq log_2(k)$ physical reads.

Theorem 2. For any wait-free algorithm A that simulates a k-valued safe register using binary atomic registers, if the READ algorithm uses at most $log_2(k)$ reads in the worst case, then the WRITE algorithm uses at least $log_2(k)$ writes in the worst case.

¹⁶⁶ **Proof.** Consider the following set *S* of executions of *A*: $\sigma_i = \text{WRITE}(v_i) \alpha_i \text{ ACK READ}_1 \beta_i$ ¹⁶⁷ RETURN (w_i) | only the *WP* takes steps in α_i and only *RP*₁ takes steps in β_i , $0 \le i < k$. ¹⁶⁸ Note that w_i must equal v_i to satisfy safety.

Now construct a decision tree of RP_1 's behavior in the executions in S. The root of the decision tree corresponds to the first register that RP_1 reads, this register is the same for all executions in S as RP_1 always begins in the same state. Now depending on the first value read, RP_1 does some amount of non-read actions then does another read of some register. Because the root only can store two values there are only two registers RP_1 can decide to read from causing the root to have two children. Continue to build the tree like this. Add leaves to indicate which value RP_1 will RETURN.

23:6 Regular Tree Algorithm Redux: The Atomic Case

Lemma 3. The decision tree is a complete binary tree with exactly k leaves in which every leaf is at depth $log_2(k)$ and the path from the root to the leaf labeled v_i corresponds to $\beta_i \in \sigma_i$.

Proof. Note that there must be at least k leaves in the decision tree, as each value in V is returned in one of the executions in S. Since the decision tree is binary, basic facts from graph theory imply that each leaf must be at depth $log_2(k)$, allowing exactly k leaves and each root-to-leaf path must correspond to a different execution in S.

Lemma 4. None of the READs in an execution in S reads the same register more than
 once.

Proof. Suppose in contradiction the READ in σ_i reads some number of registers more than 185 once, for some i. Let x be the first register that RP_1 reads twice, say the a-th read and the 186 b-th read, with $log_2(k) \ge b > a$. Consider the node in the decision tree for the b-th read 187 in the path for σ_i . This node must have two children since the decision tree is complete. 188 Consider a root-to-leaf path π in the decision tree that forks off from the path corresponding 189 to σ_i at this node. By Lemma 1, there is a one-to-one correspondence between root-to-leaf 190 paths in the decision tree and the set of executions and so π corresponds to σ_i in S, for some 191 $j \neq i$. 192

However, it is not possible for σ_i and σ_j to read different values from x at the b-th read since the only process that is taking steps during the READs is RP_1 : even if RP_1 writes to x during the READ, it will write the same value in σ_i as in σ_j , as nothing differs in those two executions until reaching the b-th read.

Now we can finish the proof of the theorem. Let x_1 be the first register read in the READ 197 of each execution in S. Note that in half of the elements of S, the value read from x_1 in 198 the READ must be different from the initial value of x_1 , in order to be able to reach all the 199 leaves on that half of the decision tree. In other words, the WRITE writes to x_1 in half 200 the executions in S. Let S_1 be the subset of S consisting of the executions in which the 201 WRITE writes x_1 ; note that $|S_1| = \frac{k}{2}$. Now let x_2 be the register corresponding to the root 202 of subtree in which x_1 was written. A similar argument shows that in half the executions 203 in S_1 , the value read from x_2 in the READ must be different from the initial value of x_2 . 204 Let S_2 be the subset of S_1 consisting of the executions in which the WRITE writes to x_2 ; 205 note that $|S_2| = \frac{k}{2^2}$. Continuing this way we obtain $S_{\log_2 k}$, which is of size 1, in which the 206 WRITE writes to $x_1, x_2, ..., x_{log_2x}$. By Lemma 2, each of these registers is distinct and thus 207 the WRITE writes to at least $log_2(k)$ registers. 208

209 **6** Conclusion

This result directly improves on the Tree-Algorithm found in [2], however it does not improve their combined implementation which uses the un-optimal tree algorithm. And in conclusion the tree algorithm uses an optimal number steps in both READS and WRITES when all READS use $\leq log_2(k)$ physical reads.

²¹⁴ — References

Soma Chaudhuri and Jennifer L. Welch. Bounds on the costs of multivalued register im plementations. SIAM J. Comput., 23(2):335–354, 1994.

S. Chaudhuri, R. Frank, and J. L. Welch

- Tian Ze Chen and Yuanhao Wei. Step optimal implementations of large single-writer
 registers. In 20th International Conference on Principles of Distributed Systems (OPODIS),
 pages 32:1–32:16, 2016.
- 220 3 Rachid Guerraoui and Petr Kuznetsov. Concurrent Computing, January 21, 2018 (accessed
- July 4, 2018). https://perso.telecom-paristech.fr/kuznetso/MITRO207-2018/book-ln.pdf.
- Leslie Lamport. On interprocess communication. Part II: Algorithms. *Distributed Computing*, 1(2):86–101, 1986.